The linking step for msvc-7.1 with stlport 4.6.2 has a lot of unresolved externals. Coes anyone know something about this? Does my setup miss something? My local configuration, and bjam invocation can be seen from http://engineering.meta-comm.com/boost-regression/CVS-RC_1_34_0/speedsnail-d... Any hints highly appreciated! Roland